## AMENDMENTS TO THE CLAIMS:

## Complete Listing of Claims

1  Claim 1. (currently amended) A bit-rate detection circuit <u>for detecting a bit rate</u>

2  <u>of a stream of input bits of SONET data having a pair of sequential framing bytes</u>

3  <u>of value F6h and 28h, provided at a first, maximum rate, a second rate of half the</u>

4  <u>maximum rate, or a third rate at a rate of a quarter of the maximum rate,</u>

5  comprising:

6      a plurality of shift registers adapted to serially shift in <u>the input</u> bits of

7  <u>SONET</u> data having a data <u>rate</u> ~~frequency~~ from a first transceiver, said shift

8  registers being clocked at <u>the first</u> ~~a first predetermined~~ rate; and

9      logic circuitry responsively coupled to said shift registers and adapted to

10  <u>provide</u> ~~providing~~ an output signal indicative of the data <u>rate</u> ~~frequency~~ <u>by</u>

11      <u>detecting a first pattern of 1010 or 0101 in first selected bits in the</u>

12      <u>framing bytes in the shift registers,</u>

13      <u>detecting a second pattern of 101 or 010 in second selected bits in</u>

14      <u>the framing bytes in the shift registers,</u>

15      <u>detecting a third pattern of 1001 or 0110 in third selected bits in the</u>

16      <u>framing bytes in the shift registers, and</u>

17      <u>setting the value of the output signal to indicate the first, second or</u>

18      <u>third rate in dependence upon which of the first, second and third patterns</u>

19      <u>are detected</u>.


Claim 2 (canceled)


1  Claim 3. (currently amended) The bit-rate detection circuit of Claim 1 wherein

2  said logic circuitry is coupled to nodes ~~defined~~ between said shift registers.

1  Claim 4. (currently amended)  The bit-rate detection circuit of Claim 3 wherein
2  said logic circuitry comprises a first logic set, a second logic set and a third
3  ~~second~~ logic set each providing an output signal, said first logic set being
4  coupled to a first set of said nodes between said shift registers and detecting the
5  first pattern, and said second logic set being coupled to a second set of said
6  nodes between said shift registers and detecting the second pattern, and said
7  third logic set being coupled to a third set of said nodes between said shift
8  registers and detecting the third pattern.


Claims 5 and 6 (canceled)


1  Claim 7. (currently amended)  The bit-rate detection circuit of Claim 4, wherein
2  said logic circuitry further comprises ~~comprising~~ output logic circuitry responsively
3  coupled to said first logic set, said second logic set and said third ~~second~~ logic
4  set, said output logic circuitry providing said output signal indicative of the data
5  rate by providing the output signal: ~~frequency~~

6      indicating the first rate if said first logic set detects the first pattern,

7      indicating the second rate if said second logic set detects the second
8  pattern and the first logic set does not detect the first pattern, and

9      indicating the third rate if said third logic set detects the third pattern, the
10  first logic set does not detect the first pattern, and the second logic set does not
11  detect the second pattern.


Claims 8-11 (canceled)

1    Claim 12. (currently amended) The bit-rate detection circuit of Claim 1 further

2    comprising a communications transceiver module responsively coupled to said

3    logic circuitry output signal and adapted to transmit data back to said first

4    transceiver at said incoming data rate ~~frequency~~.


1    Claim 13. (currently amended) The bit-rate detection circuit of Claim 1 wherein

2    said logic circuitry includes a single clock operating at the ~~a~~ first rate ~~frequency~~.


Claims 14-30 (canceled)